Abstract: This paper presents ternary systolic array archi-tecture for matrix multiplication for ternary neural networks and image processing algorithms in ternary logic. As part of the architecture, ...
Abstract: The demand for high-speed matrix multiplication continues to grow due to recent developments in images processing, graphics processing, digital signal processing and communication via ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback